how to view clock in signal tap analyzer?

Signaltap is based on sampling signals on a fast enough sampling clk.

To view your clk then you need a faster clk to sample it without violating the sampling theorem. Moreover to see your clk duty cycle reasonably represented then the sampling clk must be high enough to track the transitions of your test clk. At the end you can't really depend on signaltapfor phase testing.