Forum Discussion

New Contributor

5 years ago

How to Use: Single-Port Triple-Speed Ethernet and On-Board PHY Chip Reference Design

I am attempting to use the aforementioned design which can be found here with the Arria V GX 5AGXFB3H4F35C4N. This code was meant for a different Arria V GX, but I switched it to the proper board. I ...

Deshi_Intel

Regular Contributor

5 years ago

HI,

Sorry for the late reply, based on AN647 doc, the reference design should be developed for following Arria V GX dev kit. You can download the dev kit user guide from below link as well

https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-arria-v-gx.html

Thanks.

Regards,

dlim

Forum Discussion

How to Use: Single-Port Triple-Speed Ethernet and On-Board PHY Chip Reference Design

Recent Discussions

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

carry chain tdc

Worst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)

Agilex5 - Timings configuration

10M04SCU169I7G issue.