Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

How to use Altera BRAM instance as a DualPort RAM with 1 Write and 2 parallel reads

Hi, I had used altsyncram for writing into first port and reading from the second port in a DUAL_PORT mode. Everything seems to be working in the simulation and in the hardware. Now the design ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Since your simulation is working, it's hard to tell.

Did you re-configure the memory block in source code or with the GUI? (I'd recommend the latter)

Have you checked warning messages from the compilation flow?

Have you checked the timing closure?

Have you tried in-circuit debug?

What do you mean by invalid data? Is the data a few cycles late or completely incorrect?

Is it invalid all the time or only with simultaneous access? Is it toggling?

Do you have built-in memory test?