Forum Discussion

New Contributor

6 years ago

How to solve error while generating HDL? Altera DE2 -115 based video processing project

Hi, https://www.youtube.com/watch?v=etUWT-H3mYM I m trying to do the design specified in the video tutorial(link above). And i managed to connect all blocks without error. but while generating hd...

AnandRaj_S_Intel

Regular Contributor

6 years ago

Hi Mebin,

Refer DE2 -115 user manual for all pin details table 4-16 for VGA and table 4-5 clock.

Better download CD ROM from below link

https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=502&PartNo=4

Regards

Anand

Forum Discussion

How to solve error while generating HDL? Altera DE2 -115 based video processing project

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts