Forum Discussion
Altera_Forum
Honored Contributor
10 years agoI would try to do it by myself but have no time particularly for VHDL testbench.
Untill tomorrow I would like to have the HDL realization of my simulink design to show it on my presentation -- especially it would be fine to see on Xilix, despite other options would be good. Then I will try to do it be myself.