Forum Discussion
Altera_Forum
Honored Contributor
10 years agoAre you sure about that? I've been doing that on the web version forever. If module A is in verilog and module B is in VHDL and you instantiate both in the Top Module, there is no problem.