Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

How to set up shared on-chip memory

Hi, using Cyclone V with HPS. I have a custom Verilog module which needs to have its own registers, as well as read/write access to 1kByte of on-chip memory. The Linux side also needs to have ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Hi sonicsmooth,

The Cyclone V HPS Golden Hardware Reference Design (GHRD) has on-chip memory implemented in the FPGA fabric and accessible to both the HPS and a JTAG master. The HPS can access the on-chip memory through the HPS to FPGA bridge memory range while you can also access the on-chip memory using System Console when the board is connected through USB Blaster. Perhaps you can use this as a starting point to implement your design?

GHRD overview:

https://rocketboards.org/foswiki/documentation/gsrdghrd

Using System Console to access GHRD peripherals:

https://rocketboards.org/foswiki/documentation/gsrd160systemconsole

Regards,

ccthum

(This message was posted on behalf of Intel Corporation)