Forum Discussion

Honored Contributor

8 years ago

How to set clock crossings correctly

I was wondering the best way to do these clock crossings. I have a map_cdc module that is used for clock crossing, and is instantiated in multiple places for different clock domain crossings. I has a...

XleraSolutions

New Contributor

3 years ago

Old post, but I came across it recently looking for the same info. The DCFIFO sdc file shows a full usage, including setting that $hier_path variable.

Here is a link to a public version on github... https://github.com/OFS/opae-sdk/blob/master/platforms/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc

Forum Discussion

How to set clock crossings correctly

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Agilex5 A5EB013BB23BE4S BSDL

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration