How to realize “posedge asynchronous reset logic” in verilog?

i know high level async reset can be achieved like: always@(posedge clk or posedge rst) begin if (rst==1) but how to realize posedge async reset, which means the moment reset edge coming u...