Forum Discussion
Altera_Forum
Honored Contributor
16 years agoIt depends on the specification of the intended multiplied clock. Possibly a digital PLL design can be a solution. Otherwise, you have to use an external analog PLL hardware (at least phase detector and VCO).