Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorhow to link SDRAM with Cyclone FPGA?
In designig DDR, DDR2, DDR3 DRAM, the data pins and data strobe pins should link to the DQ, DQS, DQM pins. Also the DQ, DQS, DQM pins must be in the same group of the FPGA. But for SDR DRAM, ...
Altera_ForumHonored Contributor
Honored ContributorCorrect. The bank restrictions that exist for DDR memory do not apply when instantiating SDRAM.
Regards, Alex
