--- Quote Start ---
From your description the uP has all 3.3V I/O, and so does your FPGA, so you can connect pins more or less as you desire. If your PCB is constrained you may want to choose an FPGA pinout that makes routing signals to your uP as simple as possible.
As to how many address/data/select/wait lines to use, well it depends upon your application. You know that; I don't. Probably I would connect all of them, unless your FPGA is going to be I/O constrained for other signals. It is always easier to ignore or not use signals, but a lot more problematic if you need a signal that is not connected.
--- Quote End ---
Thank a lot
For FPGA we have 3.3V for All I/Os
Application means memory size required for our use?
Or Could you please share how to decide address and the data line for particular memory size?
For example - to access 512MB How many addresses and data lines required?
For 1GB How much? and for 4 GB How much?
Honored Contributor
