Forum Discussion
Altera_Forum
Honored Contributor
18 years agoTake a RAM block full of zeros
As each pixel comes in, use it as an *address* into the RAM block, take the data, increment it and write it back in. If your FPGA clock is less than 2x the pixel clock, you need to be a bit cleverer to account for the RAM read latency... Cheers, Martin