Altera_ForumHonored Contributor15 years agoHow to give phase shift to dqs signal. Hi, I am working on NAND flash controller IP. The nand flash gives edge align data with DDR during read operation. I have used altera bidirectional ddio. I want to make this edge align data to cen...Show Moredq_dqs.doc80 KB
Altera_ForumHonored Contributor15 years agoIf you always need it to be center aligned, a 2x clock should be enough.
Recent DiscussionsAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bitCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera Pro