Altera_ForumHonored Contributor15 years agoHow to give phase shift to dqs signal. Hi, I am working on NAND flash controller IP. The nand flash gives edge align data with DDR during read operation. I have used altera bidirectional ddio. I want to make this edge align data to cen...Show Moredq_dqs.doc80 KB
Altera_ForumHonored Contributor15 years agoIf you always need it to be center aligned, a 2x clock should be enough.
Recent DiscussionsThermal Resistance for 10M16SCU324A7GIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAAgilex 3 VCCLSENSE and GNDSENSEAgilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 WorksEPCQL512 and Remote Update IP ARRIA 10