Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How to give phase shift to dqs signal.

Hi, I am working on NAND flash controller IP. The nand flash gives edge align data with DDR during read operation. I have used altera bidirectional ddio. I want to make this edge align data to cen...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I agree with cris72. I tried putting constraints and they seem weird than whats on xilinx.

However using High frequency clock would help.

Just keep in mind if you plan to flop DQS on clcok(high speed) and give it to DDIO, it may not like it. You might have to pass it through some global glock net.