Forum Discussion
Altera_Forum
Honored Contributor
15 years agoA simple solution is possible if you have a spare PLL: create a higher frequency clock and use it to sample dqs and generate a shifted version.
A simple solution is possible if you have a spare PLL: create a higher frequency clock and use it to sample dqs and generate a shifted version.