Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How to fix Quartus II Error 10031 and 10032

hi all,, i have 2 problem with my verilog hdl coding. when i ran in quartus ii, it show:- 1. Error (10031): Net "sig_speed[15]" at pro_dec6.v(13) is already driven by input port "initial_speed...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

that mean I need to do difference reg for both value..?

ps: Sorry,,, I'm beginner in verilog hdl

thanks Darkwave and Thormodo