Forum Discussion

Honored Contributor

11 years ago

how to design private IP based on qsys

Hello,i am a new recruit for SOC FGPA. Lately , i want to desgin my private IP,and then connect it to hps(A9) with AXI or ST-MM bus based on Qsys. so hps can get the status of my module.but there are...

Altera_Forum

Honored Contributor

11 years ago

For starters, see this document:

http://www.altera.com/literature/hb/qts/qsys_components.pdf

and this training course:

http://www.altera.com/education/training/courses/oqsys3000

This design example is older, but still useful:

http://www.altera.com/support/examples/nios2/exm-checksum-acc.html

Forum Discussion

how to design private IP based on qsys

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information