How to create a black box file

Hi. I have the intention to hide the verilog code to prevent third party to see it and third party still can use it to do compilation. So, i think of black box file. Does anyone have the idea to create a black box file of verilog(.v)?

Any other suggestion? Pls describe the way to do it or suggest related document.

Thanks