Altera_ForumHonored Contributor15 years agoHow to create a black box file Hi. I have the intention to hide the verilog code to prevent third party to see it and third party still can use it to do compilation. So, i think of black box file. Does anyone have the idea to c...Show More
Recent DiscussionsMAX10 Bitstreams AuthenticationArria 10 GX RX max intra-differential pair skewCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model