Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI hear from your answer, that you already have a clock source connected to your FPGA. You have to divide the input frequency to get a visual result. The timing analyzer doesn't change a clock frequency. A PLL or a counter can.