How to constrain a ADC input to a narrow delay window Arria 10

I have an external ADC which I need to sample with an internally generated clock. Reasons. The ADC data conversion is driven by a clock I output, and I would like to sample it with a derived clock ...