Altera_ForumHonored Contributor14 years agoHow to Configure Cyclone IV to LVDS Clock Inputs Hi, I would like to know how to configure my Cyclone IV design project for LVDS clock inputs. Usually the system clocks are single-ended inputs, but in my new design my system clocks are differential...Show More
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc