Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorhow to avoid this warning?
Recently,i am working with EPM570T10I,program with Verilog hdl. When i compiler the code,but there is a warning in Quartus II: Warning: Found 1 node(s) in clock paths which may be acting as...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- yeah，you are right,may i ignore the warning？The waveform of the simulation is that what i need. --- Quote End --- yes, you can ignore the warning. If you really wwant to get rid of the warning you could use the output of the FF ( used as clock) as an enable signal of the other FF.
