How many clock cycle latency for 32 bit Integer Multiplication in Altera Stratix V?

Hi Since I am developing a hardware in verilog for high frequency application using Altera Stratix FPGA, and involves 32 bit integer multiplication. The application that I am designing needs t...