Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

How does RAM initialization *physically* work?

I understand how to initialize RAM from a .MIF with the Mega tool, I just don't understand how it works at a transistor level. Does the RAM have a property where it can initialize to a set value on R...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

During the FPGA configuration phase, the FPGA configuration hardware will address and write the relevant data from the configuration bitstream into the RAM blocks.

There's no set/reset signal for the RAM blocks and there's no other storage of the RAM initial values within the FPGA.

Even if you use the device wide reset (DEV_CLRn), it will only reset the flip-flops, it won't (can't) reset the RAM block contents.