Altera_ForumHonored Contributor16 years agohow does quartus decide to remove logic? I guess this is a bit of a newbie question (newbie to quartus not hardware design - I'm an old ASIC guy)... I've crawled through the manual (well, it's 1200 pages long, so I'm sure I missed the...Show More
Recent DiscussionsQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required