Hold time violations in ALTLVDS_RX with 300 MHz input clock

We are using ALTLVDS_RX to receive high-speed serial data in our design. We have been successfully using this design with 400 MHz input clock (800 Mbps) for a while. We are now trying to use the sam...