Altera_ForumHonored Contributor8 years agohold time violation using MAX V Hi, I saw some hold time violation when I trying to run the STA. I believe the problem is because the source and destination FFs of this path are on different clock domains, and the tool thin...Show More
Altera_ForumHonored Contributor8 years agoHi guys, Thanks a lot of for your help, the problem was fixed!!!
Recent DiscussionsJTAG Chain Broken on Agilex 7-I Dev KitAgilex 5 PowerIssue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Agilex5 A5EB013BB23BE4S BSDLSolvedQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required