Altera_ForumHonored Contributor16 years agoHigh Performance DDR2 Controller I'm developing a DDR2 High Performance Controller. When the megawizard was done, it said to make the <instance_name>_example_top_level.vhd as the top-level file. Do I only want to do that to test t...Show More
Altera_ForumHonored Contributor16 years agoThe "_example_top_level.vhd" file is just a top level example file for testing. Jake
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?