Hi Sir,
My cyclone 4 is receiving 8bit differential data(8p,8n total 16 lines). I wanted to take this data and convert to single ended. Please give me the steps need to follow for the same.

Question

I am using quartus II. Can I take only p lines and add to the pin planner like single ended? How to choose io standard for differential input data in pin planner? Thank you

yuanli_s_intel · Answer

Hi Dineesh,You may use our LVDS IP for that. It will helps to receive differential data and then allow you to use it in FPGA internal logic.You may refer to LVDS Cyclone IV guide at link below:https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an479.pdfThank You.

dmoha11 · Answer

Thanks a lot...

Forum Discussion

Hi Sir, My cyclone 4 is receiving 8bit differential data(8p,8n total 16 lines). I wanted to take this data and convert to single ended. Please give me the steps need to follow for the same.

2 Replies

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information