help with coding 4bit adder on vhdl

I've been having trouble with coding this simple full adder on VHDL with structural coding more specifically using components and here's my code : Library ieee; use ieee.std_logic_1164.all; Enti...