Altera_ForumHonored Contributor14 years agohelp on burst transfer with DMA Hi guys, I am using a DMA core to manage burst transfer between a SDRAM and a SRAM on a DE2-115 board. For the DMA core, I set DMA length register width to be 10 bits, and max burst size ...Show More
Altera_ForumHonored Contributor14 years agoI am almost sure that You've left one of the size or transfer times variable too small.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information