Hot_CoilNew Contributor4 months agoHaving trouble programming Cyclone V So I've built a custom FPGA development board that basically breaks out all the IO to headers, groups the power into 3 rails driven by an external bench supply and I've adjusted my J-tag wiring to ma...Show MoreScreenshot 2025-09-26 160343.png97 KB
Recent DiscussionsSystem PLL of Agliex5 PCIE example design cannot be locked after configurationBidirectional differential port on MAX10Quartus Pro invalid command name "End-trace"SolvedGTS Transceiver CompatibilityBackplane Ethernet 10GBASE-KR PHY FPGA IP