Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI had not got the procedure to simulate a design..
please tell me in short what to do after writing a test bench in Verilog.. Please Please help me soon.:DI had not got the procedure to simulate a design..
please tell me in short what to do after writing a test bench in Verilog.. Please Please help me soon.:D