Altera_ForumHonored Contributor14 years agogxb2_cal_clk in SDI-receiver Hello I use SD-SDI receiver in ArriaGX device. Global clock in project - 27MHz. rx_sd_oversample_clk_in - 67.5 MHz what calibration clock I must to connect to 'megafunction input "gxb2_cal_...Show More
Altera_ForumHonored Contributor14 years agohttp://www.altera.com/literature/hb/agx/agx_52001.pdf page 7: cal_blk_clk Input Calibration clock for the transceiver termination blocks. This clock supports frequencies from 10 MHz to 125 MHz.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew