Forum Discussion

Honored Contributor

14 years ago

gxb2_cal_clk in SDI-receiver

Hello I use SD-SDI receiver in ArriaGX device. Global clock in project - 27MHz. rx_sd_oversample_clk_in - 67.5 MHz what calibration clock I must to connect to 'megafunction input "gxb2_cal_...

Altera_Forum

Honored Contributor

14 years ago

http://www.altera.com/literature/hb/agx/agx_52001.pdf

page 7:

cal_blk_clk Input Calibration clock for the transceiver

termination blocks. This clock supports

frequencies from 10 MHz to 125 MHz.

Forum Discussion

gxb2_cal_clk in SDI-receiver

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts