Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorGXB 0 PPM core clock setting witn coreclck
i don't arrive to used "GXB 0 PPM core clock setting" in assignement editor. I want to used only one clock to write in the TxFiFO, and to read the RxFIFO. I always have the same error: E...
Altera_ForumHonored Contributor
Honored ContributorHi,
As long as you can ensure that there is 0ppm between your clk200M with the tx/rx_clkout, there should be no issue. The 0ppm warning is to alert user to double check on this to avoid the phase comp FIFO over/under flow.
