GPIO IP Does not support LVDS DDIO/DDR DATA arria10 fpga

Question

amint_intel · Answer

Hello,

Can you please elaborate more on your problem so I can assist you better?

Thanks.

rk_athram · Answer

Hi @AminT_Intel ,
I got solution in
https://community.intel.com/t5/FPGA-SoC-And-CPLD-Boards-And/Highspeed-LVDS-ADC-interface-to-arria-10-fpga/td-p/1310814?emcs_t=S2h8ZW1haWx8c29sdXRpb25fdG9fcXVlc3Rpb258S1QxNkRTTDlLRkxCVVJ8MTMxMTM1MnxBQ0NFUFRFRF9TT0xVVElPTlN8aEs
thread,

Thank you

amint_intel · Answer

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

GPIO IP Does not support LVDS DDIO/DDR DATA arria10 fpga

3 Replies

Recent Discussions

Issue with configuring EPCQ64A & Cyclone

Agilex5 A5EB013BB23BE4S BSDL

MAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No Connect

ASx4 Interface debug in MSEL=111 (JTAG mode)

Avalon-ST configuration with Agilex 3 fails