Global Clock vs. Input

As I understand it, signals declared as a global clocks are routed on a special dedicated path (there is a limited number of these) designed in the device that fans out to all the logic cells, rather than having to pass through any routing configuration mux-gates to get the signal to the various cells that use it. This reduces the latency of this signal to related synchronous logic, and possibly increasing Fmax.