Giving stimulus to a VHDL design through an input file for regression testing

Hi, I'm currently doing verification for an FPGA board through ModelSIM For stimulating various test scenarios, I'm creating an array of all possible input values and testing the design by running...