Forum Discussion

Terry6's avatar
Terry6
Icon for New Contributor rankNew Contributor
3 years ago

Generic Quad SPI Controller II IP questions

I have several questions about the Generic Quad SPI Controller II IP. The only documentation I can find on this core is a small section in the Embedded Peripherals User Guide. Is there a document tha...
tehjingy_Altera's avatar
tehjingy_Altera
Icon for Regular Contributor rankRegular Contributor
3 years ago

Hi Terry


Sorry for the late reply.

Justo get back to you on point 2. Regarding the WEL Control.

Which IP Version you are using currently? There was a bug fix for this issue after the 19.1 IP update.

Could you try it out with the version 19.1 or above?


The Generic SPI Controller II IP gives more flexibility to the user in terms of the setting manipulation where as the Generic Quad SPI Controller II is not.

The timing parameters of above 40MHZ are not recommended for the Generic SPI Controller II IP.


Regards

Jingyang, Teh



  • Terry6's avatar
    Terry6
    Icon for New Contributor rankNew Contributor
    3 years ago

    Hi,

    Regarding question #2, I'm using IP version 20.1.2 which should have the bug fix you're referring to.

    Setup: Intel Cyclone 10 GX, Micron MT25QU256 PROM, Quartus 22.3, IP version 20.1.2

    My sims show that with the MT25QU256 PROM that the WEL is not asserted for Sector Protect, Sector Erase, or Bulk Erase operations.

    Maybe this is a situation in which the IP core WEL behavior supports the Intel EPCQ devices but does not support the Micron MT25QU256 device operations in the above cases? That seems strange because both devices require WEL to be asserted for these operations.

    Thanks again,
    Terry