Forum Discussion

New Contributor

3 years ago

Generating an Agilex per pin RLC IBIS (.ibs) file

Hi, I'm trying to produce an ibis file for my FPGA design using the method outlined in: Generating an Agilex per pin RLC IBIS (.ibs) file (intel.com) I require package-specific RLC data for th...

AqidAyman_Altera

Regular Contributor

3 years ago

Hello,

Thank you for reaching out Intel FPGA Community.

I have attached the requested file via email. Kindly check your inbox.

Regards,

Aqid

khagesh

New Contributor

3 years ago

Hi Aqid,

Thanks for your support. We tried to generate IBIS model provided by your attachment for our package using TCL script by following below link. But we get Error- “can’t Read package R_TYPE variable missing” attaching image too.

https://community.intel.com/t5/FPGA-Wiki/Generating-an-Agilex-per-pin-RLC-IBIS-ibs-file/ta-p/1342589

Forum Discussion

Generating an Agilex per pin RLC IBIS (.ibs) file

Recent Discussions

Question

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices

Avalon-ST configuration with Agilex 3 fails

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required