Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Gated transceiver operation on Transceiver SI Development Kit Stratix V GX board

Hi, I have been trying to use the transceivers on the Transceiver SI Development Kit Stratix V GX board and managed to successfully use them in continuous mode. However I would like to be able ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Hi Vaka,

Regarding the tx_forceelecidle, for your information, it will tri-state the TX output buffer. During tri-state, there is no valid signal output from the buffer. The differential voltage output (Vp-Vn) should be 0V. Note that 0V is not equivalent to logic 0 here.