Gate Level Simulation with Modelsim

Hello, I got a problem with gate level simulation with Altera Modelsim. I have properly compiled project files Test.vho and Test_vhd.sdo. I have additionaly written a testbench in vhdl. Now in o...