Forum Discussion
Altera_Forum
Honored Contributor
11 years agoHere is the code in VHDL:
library ieee; use ieee.std_logic_1164.all; entity p1 is port( A, B : in std_logic; F : out std_logic); end p1; architecture func of p1 is begin F <= A and B; end func;