Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

full comilition but no logic elments?????

hi everyone, i designed a nonpiplined mips, it includes two difrent ram memorys, one for the program and one for the data. each modul compiles sepratly and as i tried to put the all system unde...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

This happens, if the design either has no outputs or the outputs don't depend on any input pin, because of missing logic connection. Although you claimed to have checked the module connections, you obviously missed something important, e.g. the clock input.