Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

FSM Caught in impossible State

Hey all, So I've been developing an FPGA (Cyclone 3 Series) that basically sits between an FX3 USB 3 micro-controller and the HPI interface of a DSP. My problem lies withing my FSM, that is res...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Have you got a test bench?

have you verified it works in simulation? How have you done this?

Are all state machine inputs synchronised safely into the same clock domain?

Verifiying it with scope and test pins is going to be a very slow and painful process.