FPGA2SDRAM subsystem

Question

Hello all,  I'd like to use FPGA2SDRAM subsystem. Thus i added 2 ports in HPS properties in Qsys (mm read &amp; mm write). I generated preloader and u-boot and put them in mmcblockp3 of my sdcard. From hardware side, i got no problem, i managed to read and write in the sdram (according to signaltap).  My issue is now how to write/read in that sdram from arm? What code should i write? What is the adrdess range?...  By advance,  Thanks  Nicolas

altera_forum · Answer

Hi,  the ARM could write the whole RAM connected to the HPS-Side. How to write and read, depends on many factors, such as if you are using Linux, if you need to cache the Memory-Region, etc.  Please be so kind to tell a bit more of your needs.

altera_forum · Answer

Hi,   I reached to read/write from the ARM thanks to mmap function. What is "cache the Memory-Region" ? (sorry bit dummy in software)

altera_forum · Answer

The ARM has Caches. In order to the size of the Caches and depending on your needs it could be more efficient to bypass the cache for some data...

Forum Discussion

Recent Discussions

Manual checksum verification of CFM0

Does the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?

Agilex 5 A5ED043AB23AI2V with pcie and usb 3.1 design issue

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

IBIS models GTS banks agilex 5E