Altera_ForumHonored Contributor11 years agoFPGA2HPS Bridge Bandwidth Issue Hi, I am trying to use the FPGA2HPS bridge to grab onscreen display frames from the ARM's memory. The FPGA2HPS bridge is set up as 128 bit bus. I have two VIP Frame Readers: VFR#1: 1920x...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts