Altera_ForumHonored Contributor11 years agoFPGA2HPS Bridge Bandwidth Issue Hi, I am trying to use the FPGA2HPS bridge to grab onscreen display frames from the ARM's memory. The FPGA2HPS bridge is set up as 128 bit bus. I have two VIP Frame Readers: VFR#1: 1920x...Show More
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew