Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

FPGA to HPS Bridge access

Hello everyone, I've been trying to send data from FPGA to HPS. I have a few soft IP cores in the FPGA and I want the HPS to read signal data from one of these cores (2 signals of 16 bit width...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

I fixed the problem. While mapping in the program in C, the output peripheral address was out of range.

Now I have a new SYNCHRONIZATION issue.

I am sending data to the FPGA and performing some computations (Using FFT Megacore to be specific) and then reading it back in HPS. I am seem to be losing data in between.

I use the FFT Megacore control signals but I still do miss data samples. Does anyone have suggestion on synchronizing the two?